Call for paper 〔OPEN〕

My submissions

Registration 〔OPEN〕

My tickets

〔CLOSED〕
Introduction

As part of the IEEE International Green and Sustainable Computing conference; a special workshop termed Energy-efficient Networks of Computers: from the Chip to the Cfoud (E^C) will be organized to address various design aspects of power efficient and dependable computing infrastructures from the perspective of the interconnection networks. Computing machinery around the world consumes staggering amounts of energy. The increasing power consumption of Integrated Circuits has plagued the semiconductor industry for years. Soaring power dissipations have proved to be the limiting factor for increase in performance.

Complex digital integrated circuits consisting of multiple components or cores form the underlying hardware for these massive computing infrastructures^ Warehouse-scale computers powered by such multicore chips have applications in several important domains ranging from scientific applications like weather or economic forecasting astronomical data analysis, bioinformatlcs applications to even consumer electronics. Graphics Processing Units (GPUs) and General Purpose GPUs (GPGPUs) and heterogeneous systems with CPUs, GPUs, memories and programmable fabrics provide the computational backbone for not only graphics based application but many data parallel tasks as well.

The Internet of Things (loT) with billions of connected devices pose new challenges to the problem of connectivity and scale. All these computing infrastructures consist of interconnected or networked components. The role of the interconnection therefore becomes paramount in determining the performance and efficiency of these hardware. In addition the reliability and security of these networked computing modules will also determine their sustainability and suitability in the near and distant future.

This workshop will encompass a broad range of topics related to power efficiency and dependability of modem interconnected computing machinery at various scales from multicore chips to loT, datacenters and the cloud. Its objective is to facilitate exchange of valuable information and ideas among researchers and practitioners

Call for paper

Important date

2017-08-25
Draft paper submission deadline
2017-09-15
Draft paper acceptance notification
2017-09-22
Final paper submission deadline
Submit Comment
Verify Code Change Another
All Comments
Important Date
  • Conference Date

    Oct 23

    2017

    to

    Oct 25

    2017

  • Aug 25 2017

    Draft paper submission deadline

  • Sep 15 2017

    Draft Paper Acceptance Notification

  • Sep 22 2017

    Final Paper Deadline

  • Oct 25 2017

    Registration deadline

Contact Information